The goal of the research program that we describe is to break the emerging performance wall in microprocessor development arising from limited bandwidth and density of on-chip interconnects and chip-to-chip (processor-tomemory) electrical interfaces. Complementary metal-oxide semiconductor compatible photonic devices provide an infrastructure for deployment of a range of integrated photonic networks, which will replace state-of-the-art electrical interconnects, providing significant gains at the system level. Scaling of wavelength-division-multiplexing (WDM) architectures using high-indexcontrast (HIC) waveguides offers one path to realizing the energy efficiency and density requirements of high data rate links. HIC microring-resonator filters are well suited to support add-drop nodes in dense WDM photonic networks with high aggregate data rates because they support high Q's and, due to their traveling-wave character, naturally support physically separated input and drop ports. A novel reconfigurable, "hitless" switch is presented that does not perturb the express channels either before, during, or after reconfiguration. In addition, multigigahertz operation of low-power, Mach-Zehnder silicon modulators as well as germanium-on-silicon photodiodes are presented.
Introduction
Since 2002, single processor performance has increased far more slowly than it did over the preceding 20 years, owing to increasing power consumption, wire delay, and memory latency, as well as diminishing returns from further exploitation of instruction-level parallelism (ILP). In 2006, single processor performance is three times slower than what historic trends would have predicted in 2002. Modern processor architectures thus use multiple processor cores on a die, coupled in various ways to make use of data and thread-level parallelism. Regardless of application domain, these modern chips will be primarily constrained by the latency, bandwidth, and capacity of the external memory system. With multiple processor cores, and critical connection to an external memory system, the question becomes how to design an efficient on-chip network to facilitate interaction among cores and the external memory.
State-of-the art on-chip busses [1] and crossbars [2] exclusively use inverter-based repeaters, although they are known for their increased power consumption and inherent trade-off between bandwidth and latency [3] . Other electrical on-chip communica-tion techniques (such as equalized point-to-point links [4, 5] ) are likely to be used in the future due to increased energy efficiency and short latency. These techniques essentially decouple the latency-bandwidth trade-off at the expense of the trading of the signal-to-noise ratio (SNR) with power, data rate, and latency. In this aspect, these links are much closer to photonic links, which are by default designed with some SNR constraints. For a photonic on-chip link, the energy cost per bit would have to be better than 100 fJ/ bit to exceed the efficiency of the equalized on-chip electrical link at the 45 nm process node.
Although becoming similar to electrical links from the SNR point of view, optical links demand a different type of link protocol due to the type of resource (network) sharing. While electrical links use time-division multiple access (TDMA), simple collision detection, or just rely on density, optical links often use wavelength-division multiplexing (WDM) as an additional degree of freedom. A variety of WDM network schemes exist [6] for flexible interconnections among a large number of nodes. To prevent complexity explosion for the large number of nodes, most schemes use either tunable transmitters or tunable receivers or both, and rely on sensing schemes or fixed slot allocation for collision avoidance. Existing on-chip WDM network proposals also involve tunable cross-point resonators [7, 8] , which unfortunately do not scale well with the number of ports and have low energy efficiency and slow tuning. It is worth emphasizing that unlike the on-chip electrical networks, which are packet switched, for photonic interconnect we consider only circuit-switched multiple-access networks making use of photonic density and avoiding the complicated electronic control and buffering associated with packet-switched routing.
Optical links described above may consist of link-to-link connections at fixed wavelengths as well as fully tunable switchable networks. The key optical and optoelectronic devices include fixed and/or tunable filters that can access or add a given wavelength from or to an optical waveguide, ultralow power electro-optic modulators, and high-sensitivity low-noise detectors to approach fundamental limits in power dissipated per Gbits/s transmission speed.
High-index contrast filter bank
Microring resonators were first proposed as integrated optical wavelength filters by Marcatili in 1969 [9] . Applications that envision complex electronic-photonic integrated circuit (EPIC) functionality such as the proposed photonic interconnect call for dense optical integration and require microrings with low loss, a large free spectral range (FSR), and a drive to wavelength-scale resonator sizes. The latter two of these three key requirements invariably call for implementation in high-index contrast (HIC), which has presented many challenges since HIC microrings were first investigated [10] [11] [12] [13] . A reconfigurable interconnect requires the ability to accurately control the resonant frequency of each microring and to reduce cross talk between the individual filters in the WDM filter bank.
The microring resonator filter design used for fabrication of the WDM filter banks is very similar to the design discussed in [14] . By utilizing this design with the HIC materials of silicon-rich silicon nitride ͑n = 2.2@1550 nm͒ and silicon dioxide ͑n = 1.455@1550 nm͒, a very wide FSR of 20 nm was realized. Also, the HIC allows for a bending radius as small as 8 m, allowing for the possibility for the creation of very densely integrated photonic systems. The filter design was optimized to achieve the objective of a 3 dB bandwidth of 50 GHz and less than 30 dB cross talk for 150 GHz spaced channels. These parameters result in a design where the critical feature size of the gap between the bus and ring waveguides is 160 nm [see Fig. 1(a) ].
In order to fabricate microring-resonator filters that meet the design requirements, direct write scanning electron beam lithography (SEBL) was used owing to its combination of high-resolution and high-dimensional control. The basic fabrication process used is similar to that described in [15] . The silicon wafer was initially iodized to grow a 3 m thick undercladding layer of SiO 2 to prevent power leakage to the substrate. Next, a 400 nm layer of silicon-rich silicon nitride ͑SiN x ͒ was deposited by lowpressure chemical vapor deposition (LPCVD) to serve as the high-index core material. A Raith 150 SEBL system was used at 30 keV to write the pattern into a 200 nm resist layer of poly-(methyl methacrylate) (PMMA). A layer of Aquasave, a conducting polymer manufactured by Mitsubishi Rayon, was spun on top of the PMMA to prevent charging from the electron beam. After developing the PMMA, Ni was evaporated onto the device, and a lift-off process was used to make a hard mask. The waveguides and filters were created by reactive ion etching (RIE) the sample with a mixture of CHF 3 and O 2 gases to etch through the 400 nm layer of SiN x . The etch gas was then switched to CHF 3 only in order to etch 200 nm into the SiO 2 undercladding layer. Both of the RIE etch recipes were optimized to produce smooth, vertical sidewalls in each material as shown in Fig. 1(b) . Due to the lack of an etch stop the actual fabricated device had a slight over-etch of 10 nm, which was within design tolerances.
Controlling the resonant frequency of HIC microring resonator filters requires an extremely high level of dimensional control. The resonant frequency of a microring resonator is determined by Eq. (1), where m is an integer, is the resonant wavelength, R is the ring radius, and n eff is the effective index of refraction of the ring waveguide. It turns out that both R and n eff can be controlled with lithography. R is simply controlled by changing the radius of the ring in the design layout whereas n eff can be controlled by changing the width of the ring waveguide. For the design used the resonant frequency shifts 30 GHz for every nanometer increase in average ring waveguide width. A major problem that is encountered with changing these parameters in the design layout is that one is limited to discrete steps due to the pixel size used by the SEBL system. For the writing technique used, the m = n eff 2R ͑1͒ discrete step sizes are limited to 6 and 12 nm for the ring radius and ring waveguide width, respectively. This results in discrete frequency shifts of 104 GHz steps when changing the radius and 360 GHz shifts when changing the ring waveguide width. This means that to achieve our objective of 150 GHz channel spacing a different technique needs to be used to control the resonant frequency that is not limited by the pixel size of the SEBL system. The technique used is dose modulation, an extension of the concept of dose compensation, which has previously been used to correct for proximity effects and coupling induced frequency shifts in microring resonators as explained in [16] . Dose modulation is the practice of slightly changing the electron dose that the rings are written with allowing for the average ring bus width to be changed on the tens of picometer scale. The frequency shift induced by dose modulation is dependent on many factors including the waveguide design, resist, base dose, and developer. Thus dose modulation needs to be very precisely calibrated for both the design and the fabrication process to be used. Calibration was done by fabricating a series of devices that were composed of a waveguide coupled to two microring resonator filters. One of the microring filters serves as a reference point while dose modulation is used on the test microring filter. This is done for different magnitudes of dose modulation, and by comparing the relative frequency shifts the frequency dependence on dose can be calculated. From the calibration it is found that the frequency shift is linearly dependent on dose modulation, shifting −18 GHz for each percent of the base dose increased, for increases less than 8% of the base dose. It was also found during calibration that, to a first approximation, frequency shifts due to dose modulation and radius changes can be assumed to add linearly. This technique allows us to overcome the limitation of discrete frequency shifts permitting the fabrication of any desired channel spacing. This technique combined with changing the radius was used to make 8-channel second-order filter banks with channel spacing of 90, 104, 120, 140, 145, 150, 155, 160, and 180 GHz to demonstrate our ability for fabricating filter banks with precisely controlled channel spacings. Optical transmission measurements were performed on the fabricated filter banks using a tunable laser in a fiber-to-fiber optical characterization setup. Figure 2 shows the measured transmission response for the filter bank fabricated with a target bandwidth of 50 GHz and channel spacing of 150 GHz. The actual filter bank response had a channel bandwidth of 46.5 GHz and an average channel spacing of 159 GHz with a standard deviation of 5 GHz. This offset in channel spacing is due to a 4.2% higher frequency dependence on radius changes than expected, since it is evident in all of the filter banks with different channel spacing. This error can be greatly reduced in future fabrication runs through careful calibration experiments similar to the ones performed for dose modulation. The standard deviation is due to stochastic variations that cannot be eliminated. It is likely that this number will be lower in future fabrications since the tip for the SEBL system had been recently replaced, and the electron beam current had not completely stabilized by the time of fabrication. Overcladding and heater designs are being investigated so that thermal trimming can be used to make slight adjustments to the resonant frequency of the microring resonator filter to correct for small errors due to calibration errors and stochastic variations. The drop loss of the filters, averaged over 40 filters to reduce errors from coupling variations, is calculated to be 1.5± 0.5 dB. Simulations indicate that this drop loss can be accounted for by a propagation loss of approximately 8 dB/ cm. Loss measurements performed on ridge waveguides fabricated in SiN x showed that it has an intrinsic absorption loss of 7.5± 2 dB/ cm at 1540 nm. Therefore the scattering loss due to sidewall roughness in our fabricated devices is a maximum on the order of 1 dB/ cm.
One important consideration when designing microring resonator filters for filter banks is the adjacent channel cross talk. For the proposed interconnect, as well as many other applications, it is important to minimize the adjacent channel cross talk. The fabricated filters give −30 dB cross talk for 150 GHz channel spacing as predicted from the design. For the designed microring resonator filters the cross talk will remain at −30 dB as the bandwidth and channel spacing are scaled down proportionally. A common way to decrease the adjacent channel cross talk is to use higher-order filters. The problem with higher-order filters is that they are much more sensitive to small defects. A better way to improve the adjacent channel cross talk is to use a multistage filter design, since it is much less sensitive to small defects than higher-order filters as described in [14] . In a two-stage filter layout both the through and drop signals go through two sets of second-order filters. Figure 3 shows the through and drop response measured for a two-stage second-order filter fabricated with the same basic filter design used for the filter banks. As seen in the figure, by multistaging the filters it is possible to greatly decrease the adjacent channel cross talk without changing the filter design. The cross talk is measured to be more than 40 dB down but cannot be accurately determined, since it is below the noise floor of the measurement system used. The only major disadvantage with using the two-stage design is that the overall drop loss is increased because the drop signal must now pass through two filters.
Overall the design and fabrication of microring resonator filter banks used for the proposed interconnect shows great promise. Through the combination of changing the ring radius and using dose modulation it has been shown that the resonant frequency of the filters can be precisely controlled to meet any desired target channel spacing. In future fabricated microring resonator filter banks, heaters will be used to thermally correct for small frequency spacing errors due to calibration errors and stochastic variations. For a cascade of a large number of filters to be feasible, through-port losses must be negligible. In the filters presented here, nonadjacent channels have losses of Ͻ0.2% by design and can be further improved. Experimentally, such losses were too low to characterize, but a definite upper bound is ϳ0.5% per filter stage. Scaling to narrower bandwidths and channel spacing will require low propagation losses and lower sensitivity of resonance frequencies to width to ensure aligned resonances in high-order filters.
Hitless switching and tuning of microphotonic filters
Tunable, switchable WDM photonic networks call for dynamically reconfigurable tunable add-drop filters. The filters then need to have a hitless tuning capability. Hitless tuning requires that other (express) wavelength channels remain undisturbed (on the granularity of single bits) at all times before, during, and after the reconfiguration of an add-drop filter from an initial wavelength to a target wavelength or to an off state [17, 18] . A general approach to hitless tuning entails providing a means of substantially disabling both the amplitude and phase response of an add-drop filter in the through-port (and possibly also in the add-drop ports), tuning the center wavelength in the off state, and reactivating the filter at the target wavelength. Aside from interconnect networks addressed in this paper, hitless tuning is also an important requirement in filters for telecom applications.
One general approach to hitless switching is to provide a controllable bypass interferometer within which the filter is embedded [19, 20] . Within this framework, one such implementation is shown in Fig. 4 , comprising a pair of variable optical couplers (here, ⌬␤ switches) in a Mach-Zehnder (MZ) configuration, and a ring-resonator filter in one MZ arm [20] . In one state of the variable couplers, the WDM spectrum entering the input port is routed through the filter, the through-port channels further passing through the second switch to the output port. In a second state, the switches are configured to pass the input spectrum fully through the top interferometer arm, effectively bypassing the filter. In the latter state, the filter may be reconfigured without effect on the express channels. Further, for hitless switching, the interferometer arms are coherently aligned by a -radian differential phase shift, so that at all intermediate states representing the transition of signal from the filter arm to the bypass arm (or back), all through-port channels coherently recombine in the output port. Figure 5 shows spectra in the on state, off state, and transition states over a wavelength range near a typical filter passband. Owing to symmetries in the design, the geometry in [20] permits simple actuation, attainable operating bandwidths of hundreds of nanometers, and low sensitivity to dimensional variations, losses and even asymmetries between the two switches [21] . MZ interferometer switches used in [19] enable thermo-optic actuation, but one may also employ microelectro-mechanical systems (MEMS)-based switches [20, 22] , which permit a small footprint in HIC and low steady-state power consumption.
A generalization of this approach yields a fairly broad class of interferometers with similar properties [21] . It shows that the variable coupler switches in Fig. 4 may be replaced by arbitrary, substantially reflectionless splitter and combiner devices with two input and two output ports, which may include switches, resonators, and even nonreciprocal elements. Provided the splitter and combiner are oriented properly, the input spectrum can be split in an arbitrary time-or wavelength-dependent manner between the two interferometer arms, and then fully recombined in one output port by symmetry. This class of devices enables a general set of hitless switching configurations like those in [20] , as well as other novel devices such as a combined lattice filterring filter design enabling dispersion-free free spectral range (FSR) (and tuning range) multiplication for the ring-resonator filter [21] . Experimental demonstration of these approaches for the hitless tuning of high-index contrast filters remains to be accomplished.
Other approaches to hitless tuning of resonators may make use of disabling a resonant response directly. First, loss switching of resonators has been investigated [7] , e.g., by carrier injection, as a switching method, though it provides substantial residual losses in all but the highest finesse filters. Second, another approach to hitless tuning may make use of a MEMS-controlled waveguide-ring coupling, as shown in an all-pass filter in [23] . An advantage of such an approach is that a high extinction ratio may be obtained because the coupling changes exponentially as the gap is linearly varied, due to the evanescent field shape. The drawbacks include the fabrication complexity of such devices.
High-speed silicon modulator
One of the most important electro-optic devices for future electronic-photonic integrated circuits, and for the envisioned photonic interconnect in particular, is a silicon- Hitless tunable ring-resonator filter architecture based on a bypass interferometer.
based high-speed electro-optic modulator that converts electronic signals into the optical domain. Plasma and thermal effects in silicon have long been known as an efficient means to achieve such modulation [24] . Early on, p + -i-n + structures based on the plasma effect have been proposed and realized for silicon-based electro-optic phase and amplitude modulators with switching speeds up to 10 MHz [24, 25] . The response speed of these devices is limited by carrier recombination. Very recently, a modulator based on a metal-oxide semiconductor (MOS) structure has been reported as operating at frequencies up to 10 GHz [26] . Here we investigate high-speed electro-refractive MZ modulators based on HIC silicon strip waveguides and forward-biased pin diodes [27] .
A schematic of the modulator, which is a conventional MZ structure, is shown in Fig. 6(a) . Figure 6 (b) shows a schematic cross section through one of the electrically driven p-i-n-phase modulator sections. The light intensity is modulated by the phase shift induced in each arm of the interferometer due to carrier injection. The modulator was fabricated using optical lithography in a standard complementary MOS (CMOS) process. The fabricated waveguide width and height are 520 and 220 nm, respectively. Aluminum is used as electrical contact on top of the highly doped contact regions to minimize the contact resistance. The waveguide sidewalls are slightly doped to reduce resistance without incurring excessive optical loss. If the intrinsic region of the modulator is doped, it can also be used in reverse bias by modulating the width of the depletion region thereby sweeping the carriers in and out of the waveguide.
The electrical-to-optical frequency response ͉S 21 ͉ 2 of a MZ modulator with 0.25 mm long p + -i-n + sections in forward-bias operation has been measured [see Fig. 7(a) ]. For the forward-bias regime, the electrical bandwidth f 3dB is only about ϳ200 MHz. In this mode of operation, the bandwidth is carrier lifetime limited. Due to surface recombination, the lifetime of this device is expected to be Ϸ 1 ns, f 3dB Ϸ 1/2 = 160 MHz, which is consistent with the measurement. The optimum bias voltage is ϳ1 V at a current of ϳ10 mA. The electrical power consumption for a 0.5 mm long device at 25% modulation depth is shown in Fig. 7(b) . At frequencies below 10 MHz, only 1 W of rf drive power is necessary to achieve 25% modulation depth. This drive power increases for high frequencies due to the reduction in diffusion capacitance and contact resistances to about 200 mW for operation at 10 GHz.
Since the necessary drive power in the low frequency range is so low, one can obtain a modulator with 10 GHz bandwidth from this device using a high-pass filter in the drive circuit to equalize the frequency response up to 10 GHz. If such a modulator was used in an optical interconnect operating at 10 Gbits/ s, a drive energy per bit of about 20 pJ/ bit would be necessary. This is prohibitively high for interchip and intrachip communications. However, the MZ modulator demonstrated so far is broadband, which is not necessary for modulation of a narrowband signal. Thus resonant enhancement of the carrier injection effect can be employed to reduce the drive power, as was recently demonstrated [28] . Using a resonance with a free spectral range of 6 THz and linewidth of 20 GHz, i.e., a finesse of 300, a resonant enhancement factor of 100 can be expected. This enhancement factor is large enough to bring the drive energy per bit down to 200 fJ/ bit, which is comparable to the currently most advanced electronic drive circuits used for interchip communications. 
Germanium photodiode
Strained germanium films have the required responsivity and speed to serve as photodiodes up to the 1.55 m wavelength range. Thus integrating germanium films onto silicon substrates ͑Ge/ Si͒ into a CMOS-compatible process is an attractive goal for making arrays of on-chip detectors. In this paper, Ge films are deposited by LPCVD in an applied materials epitaxial reactor, and the optical and electrical properties of Ge photodiodes are examined.
It has been demonstrated in ultra-high-vacuum chemical vapor deposition (UHVCVD) systems that depositing a low-temperature Ge layer (seed layer), followed by the deposition of a high-temperature layer (cap layer) with subsequent annealing, can create a smooth, planar Ge film on a (100) silicon substrate with threading dislocation density on the order of 10 7 cm −2 [29] . This two-step deposition process has been successfully adapted to a LPCVD system. The seed layer is grown at 335°C, 30 Torr, and the cap layer is grown at 700°C, 30 Torr. After annealing at 900°C for 30 min the blanket Ge films have threading dislocation densities of ϳ2 ϫ 10 7 cm −2 . These Ge films experience a slight tensile strain after removal from the deposition chamber due to the mismatch between the thermal expansion and contraction coefficients for the germanium film and underlying silicon substrate. This tensile strain lowers the direct bandgap for the Ge film from 0.8 to 0.78 eV, giving these Ge films high absorption coefficients for wavelengths up to 1.6 m [30, 31] .
Approximately 2 m thick intrinsic Ge films were deposited on p + (100) Si substrates, and capped with a 0.2 m N+ polysilicon layer to create a vertical p-i-n photodiode (see Fig. 8 inset) . The I-V characteristics of the photodiodes fabricated with The diode has an ideality factor less than 1.2 at 300 K with a perimeter dominated reverse leakage current of ϳ55 mA/ cm 2 at −1 volt bias. Inset shows a schematic of a diode cross section. the blanket Ge films are shown in Fig. 8 . The reverse leakage current at 300 K and a −1 V bias is ϳ40 mA/ cm 2 , with the reverse leakage current of the diodes being perimeter dominated for diodes less than 1 mm 2 in surface area. The perimeter dominated reverse leakage current is believed to be due to surface states introduced during the Ge passivation process. This hypothesis is supported by the spatially resolved responsivity (see Fig. 9 ), which shows a dramatic decrease in the diode responsivity along the perimeter of the diode.
At a 1.55 m wavelength, the Ge film has a responsivity of 0.45 A / W. Below 1.2 m, the p + silicon substrate begins to strongly absorb the incoming light causing a drop in responsivity. At a −5 V bias, the diode is measured to have a 3 dB frequency of 1.4 GHz. Impulse response measurements show a 100 ps rise time and a seven times slower fall time of 700 ps. The lack of symmetry in the rise and fall may be associated with interfacial trap states at the N + -polysilicon, dielectric, and Ge boundaries. This long fall time is believed to be a limiting factor in the frequency response of the photodiodes.
In summary, photodiodes with ϳ40 mA/ cm 2 reverse leakage currents, greater than 0.4 A / W responsivities and GHz-range 3 dB frequencies at 300 K and −1 V bias have been demonstrated. It is believed that improved passivation of the Ge films will further improve the bandwidths and the reverse leakage currents of future devices. Initial interconnect architecture designs indicate that photodetectors with 7.5 GHz bandwidth, 0.5 A / W responsivity, and 10 fF capacitance will be required. Of the order of 3000 such photodetectors must be fabricated on a chip. The capacitance specification originates from the energy efficiency requirement. Initial results on vertically illuminated Ge-on-Si p-i-n photodiodes presented above indicate that the required specifications should be within reach, so long as the active area of the device is scaled to reduce the capacitance, and that leakage currents can be scaled through effective control of perimeter defect states.
Conclusions
Integration of HIC optical devices on the Si technology platform together with electronics may lead to advanced interconnect architectures in the near future. In this paper, we discussed the key components of such a system such as filter banks, modulators, and detectors. While the components in a photonic link can satisfy 10 Gbits/ s data rate relatively easily, the biggest challenge is the energy efficiency of the link, which-as stated in Section 1-should be lower than 100 fJ/ bit for purely on-chip photonic link. The most critical component from the energy-efficiency standpoint is the modulator (current energy cost per bit is ϳ5 -40 pJ/ bit [27] for modulation rates of up to 10 Gbits/ s). In addition to energy-efficiency, creating a fast tunable ͑Ͻ10 ns͒ adddrop filter is a very challenging task, which, if achieved would enable flexible network topologies and efficient arbitration. Our approach to meeting the above challenges has been to focus on high-index contrast waveguide structures. This paradigm leverages the nanometer-scale precision of CMOS lithography to realize the necessary performance for next generation interconnects.
